vrr/HyperDbg
2
0
Fork 0
mirror of https://github.com/HyperDbg/HyperDbg.git synced 2026-07-19 22:14:37 +00:00
Code Issues Projects Releases Packages Wiki Activity Actions 1
3279 commits 5 branches 37 tags 48 MiB
Commit graph

105 commits

Author SHA1 Message Date
sina
14e7d88c3c add fix non long mode RIP overflow to the hyperevade project 2026-07-16 23:23:43 +02:00
sina
5a0fad4901 add WDK and SDK NuGet packages and Fix CI/CD
Some checks are pending
vs2026-ci / win-amd64-build (debug, x64) (push) Waiting to run
Details
vs2026-ci / win-amd64-build (release, x64) (push) Waiting to run
Details
vs2026-ci / Deploy release (push) Blocked by required conditions
Details
2026-06-21 03:02:49 +02:00
sina
240feadc0c check for hyper-v as the top level hypervisor 2026-06-19 20:16:50 +02:00
idov31
e56730ee25 Added check for whether hyper-v is the top level hypervisor 2026-06-17 20:45:32 +03:00
idov31
0f2a339e0b Added VPID check support 2026-06-17 20:34:09 +03:00
sina
cd52174d82 fix and remove unused VMM callbacks 2026-06-09 15:04:20 +02:00
sina
bb3b09beb9 replace VMM callbacks 2026-06-09 01:37:48 +02:00
Sina Karvandi
e05d60be7d
Merge pull request #605 from Idov31/dev 
Added synthetic MSR handling
 2026-06-07 13:36:19 +02:00
Sina Karvandi
b0f3fa1ffd
Merge pull request #602 from jtaw5649/upstream/transparent-mode-mask-api 
Add transparent-mode evade mask selection
 2026-06-07 13:28:06 +02:00
idov31
8b725c190b Added synthetic MSR handling 2026-06-06 22:56:59 +03:00
jtaw5649
9fd4034855 feat(hide): add transparent evade mask API 2026-06-05 19:01:14 +01:00
sina
b6b8320518 moving pool mananger from hyperhv to hyperkd 2026-06-04 00:06:41 +02:00
sina
0cd11e136b Fix build issues of the Intel PT in hypertrace 2026-05-31 19:58:18 +02:00
Sina Karvandi
01e513c876
Merge branch 'trace-module' into dev 2026-05-31 19:39:14 +02:00
sina
cbb28edde3 refactor doxygen, variables, function names 7 2026-05-31 19:29:14 +02:00
sina
468927a30f export LBR type as an argument on HyperTrace
Some checks failed
vs2022-ci / win-amd64-build (debug, x64) (push) Has been cancelled
Details
vs2022-ci / win-amd64-build (release, x64) (push) Has been cancelled
Details
vs2022-ci / Deploy release (push) Has been cancelled
Details
2026-05-28 14:41:37 +02:00
sina
81f3d9f3d2 export HyperTrace LBR support and capacity function to the VMM and HyperEvade module
Some checks failed
vs2022-ci / win-amd64-build (debug, x64) (push) Has been cancelled
Details
vs2022-ci / win-amd64-build (release, x64) (push) Has been cancelled
Details
vs2022-ci / Deploy release (push) Has been cancelled
Details
2026-05-26 16:41:23 +02:00
sina
10dd66d416 add synchronization functions for DPC routines of Windows 2026-05-08 16:44:42 +02:00
sina
de0c56b466 create platform independent intrinsics functions 2026-05-05 21:25:20 +02:00
sina
e816b93c46 add missing LBR VMCALL 2026-05-04 14:23:53 +02:00
sina
ee72dd5f3f convert all VMX instructions to platform independent functions 2026-05-02 19:04:09 +02:00
sina
0ef8a15ed4 port intrinsics functions to linux 2026-05-02 17:38:33 +02:00
sina
6f004f1ffd Add ARCH LBR functions from hypervisor 2026-05-01 18:40:39 +02:00
sina
c5ba5ccd89 compile HyperDbg SDK for Linux 2026-04-28 14:39:54 +02:00
sina
af50093b9b apply LBR filters from VMX-root mode 2026-04-27 03:16:41 +02:00
sina
24875bda88 apply VM-exit and VM-entry load and save controls from VMCALLs 2026-04-23 16:42:34 +02:00
sina
efded3790b protect load and save vm-entry and vm-exit controls from setting and unsetting in different routines 2026-04-22 16:27:20 +02:00
sina
111bead68d check for hypervisor support of load and save VMCS exit and entry controls 2026-04-19 20:08:47 +02:00
sina
a1984fed70 change instances for VMWRITE into a single function 2026-04-19 16:57:48 +02:00
sina
2ad4fa56ee create separate example for LBR 2026-04-19 15:49:12 +02:00
sina
1b08f14add add cross VMCALLs for setting core-specific LBR state 2026-04-14 19:23:51 +02:00
sina
fba6f66e1a minor refactor and modify changelog 2026-02-24 15:48:23 +01:00
ShirokoLEET
bff7f7b7c3 fix by change to tracking VA when split pages 2026-02-20 23:14:37 +08:00
sina
77029f330d
add XSETBV event extension command 2025-08-21 00:17:26 +02:00
copilot-swe-agent[bot]
972786821f Fix additional grammar/spelling: contractions, duplicate words, hyphenation 
Co-authored-by: SinaKarvandi <13383992+SinaKarvandi@users.noreply.github.com>
 2025-08-20 12:54:26 +00:00
copilot-swe-agent[bot]
8a5f696544 Fix grammar and spelling errors: perfrom->perform, occured->occurred, recieved->received 
Co-authored-by: SinaKarvandi <13383992+SinaKarvandi@users.noreply.github.com>
 2025-08-20 12:49:07 +00:00
sina
16f64afd4f
check for the compatibility of Intel CET to for emulating SYSCALL and SYSRET 2025-08-17 17:33:13 +02:00
sina
61d45c518d
move pool allocations to a single function 2025-08-17 16:25:02 +02:00
sina
39920ccfa5
change VMX headers to IA32doc headers 2025-08-17 14:26:38 +02:00
sina
360b0e5863
support CET SYSCALL emulation on VMCS 2025-08-17 13:51:32 +02:00
sina
cdadcfaded
add CET emulation for syscall extension command 2025-08-14 12:21:53 +02:00
sina
00c0add449
Restore XMM registers before VMXOFF 2025-08-09 23:45:40 +02:00
sina
3f877c36f5
create XMM register structures for VM-entries 2025-08-03 01:18:58 +02:00
sina
3961196112
add support for SMI related functionalities 2025-08-02 23:18:18 +02:00
sina
24d9a93531
set out of range MMIO ranges as uncacheable 2025-07-21 01:43:24 +02:00
sina
369908f64c
add support for extra reserved addresses for out of 512 GB range MMIO addresses 2025-07-21 01:14:39 +02:00
sina
7ae6ad8e37
added kernel side support for putting breakpoint in the user debugger 2025-07-09 22:38:36 +02:00
sina
15061014c7
Fixed retrieving valid watching process IDs for the execution trap and user-mode execution prevention 2025-07-08 19:41:08 +02:00
sina
0e5ff45c30
set user mode execute bit for different core EPTPs 2025-07-08 00:10:43 +02:00
sina
d6f0e22928
intercept the execution when the module loaded on the user debugger 2025-06-28 18:53:35 +02:00